

MULTILAYER RF AMPLIFIER MODULE

2 BACKGROUND OF THE INVENTION

- 3 [0001] The present invention relates generally to electrical signal power
- 4 amplifiers, and, more specifically, to radio frequency (RF) power amplifiers.
- 5 [0002] Radio frequency transmission of an electrical signal requires
- 6 corresponding power amplification thereof for the intended transmission range.
- 7 RF signals typically have a broad frequency spectrum from several megahertz
- 8 (MHZ) to tens of gigahertz (GHZ), and higher.
- 9 [0003] RF transmission typically occurs at a single band for specific
- 10 applications such as cellular phone transmissions. Typical cellular phone
- 11 transmission bands include 800 MHZ and 1900 MHZ in the United States, and
- 12 900 MHZ and 1800 MHZ in most countries in Europe and Asia.
- 13 [0004] Portable cellular phones are being developed in ever decreasing size for
- 14 convenience of use. Correspondingly, the electrical components thereof must
- 15 also decrease in size while still providing effective transmission performance.
- 16 However, the substantially high transmission frequencies associated with RF
- 17 communication increases the difficulty of miniaturization of the transmission
- 18 components.
- 19 [0005] A major component of the cellular phone is the RF power amplifier
- 20 thereof. Signal amplification require corresponding power that generates heat in
- 21 the amplifier which must be suitably dissipated for protecting the amplifier and
- 22 associated electronic components.
- 23 [0006] The RF amplifier is conventionally in the form of a semiconductor
- 24 integrated circuit (IC) chip or die in which power amplification is effected with

l=h

18

19



substantial linearity. The amplifier chip must then be interconnected in a circuit 1 with certain off-chip components such as inductors, capacitors, resistors, and 2 transmission lines used for controlling operation of the amplifier chip and 3 providing impedance matching of the input and output RF signals. 4 The amplifier chip and associated components are typically assembled 5 on a printed circuit (PC) board in which the components are interconnected by 6 printed metal circuits patterned atop a dielectric substrate. In a typical PC board, 7 the chip and associated components are all mounted on one side of the board 8 with the opposite, substrate-side of the board being exposed. 9 [0008] This single board configuration requires corresponding area over which 10 the chip and components may be distributed. The board is typically rectangular 11 and has a practical minimum size or surface area corresponding with the 12 minimum sizes of the amplifier chip and required components. 13 Since the amplifier chip is mounted atop the PC board, the dielectric [0009] 14 substrate thereof provides a thermally insulating barrier below the bottom of the 15 chip, which chip requires suitable heat dissipation primarily from the top thereof. 16 Since the PC amplifier board is mounted in a corresponding housing of the 17 cellular phone in proximity to other electronic circuits therein, suitable

various electronic components thereof. 20 And, since RF circuits operate at high signal frequencies, [0010] 21 electromagnetic radiation is created which can interfere with other components 22 of the cellular phone, or with other electronic devices within the transmission 23 range of the phone. Accordingly, a cellular phone require suitable shielding 24 against electromagnetic interference (EMI) which affects the practical size of the 25 phone. 26

accommodations must be provided for dissipating the heat and protecting the

RF signals are also subject to parasitic capacitance in the amplifier 27 [0011] circuits which affects performance thereof. The relatively small distances 28 between the RF amplifier and its associated components may experience not only 29

i=1

- 1 parasitic capacitance but also differences in electrical potential between the
- 2 components and ground which can also affect performance.
- 3 [0012] For example, the amplifier chip itself has an electrical ground which is
- 4 correspondingly connected to an electrical ground of the printed circuit. The
- 5 length or distance of the conducting path between the amplifier chip and ground,
- 6 and between the PC components and ground may vary and correspondingly
- 7 affect performance of the RF signal.
- 8 [0013] Yet another significant consideration in the miniaturization of RF
- 9 amplifier circuits is the required impedance matching for the input and output RF
- 10 signals of the amplifier. Input and output impedance matching circuits are
- 11 conventional and typically include capacitors, resistors, and inductors in
- 12 associated transmission lines for the RF signals into and out of the amplifier chip.
- 13 However, these impedance matching circuits are specifically tailored in off-chip
- 14 components and located remotely from the amplifier chip.
- 15 [0014] Accordingly, the amplifier chip itself must include many electrical input
- 16 and output terminals or bonding pads to which the corresponding portions of the
- 17 impedance matching circuits are separately joined. This increases the difficulty
- 18 of assembly and required size of the associated amplifier components, and
- 19 affects the overall marketability of the cellular phone.
- 20 [0015] It is therefore desired to provide a compact RF amplifier module having
- 21 improved heat dissipation and integration of components.

22 BRIEF SUMMARY OF THE INVENTION

- 23 [0016] An RF amplifier module includes PC boards laminated atop a bottom
- 24 conductor plate. The boards include an RF semi-conductor amplifier chip
- 25 mounted in a well extending to the bottom plate disposed in electrical connection
- 26 with the chip.

inh

-4-

1 BRIEF DESCRIPTION OF THE DRAWINGS

- 2 [0017] The invention, in accordance with preferred and exemplary
- 3 embodiments, together with further objects and advantages thereof, is more
- 4 particularly described in the following detailed description taken in conjunction
- 5 with the accompanying drawings in which:
- 6 [0018] Figure 1 is a partly schematic representation of an exemplary cellular
- 7 phone having an RF power amplifier module disposed therein in accordance with
- 8 an exemplary embodiment of the present invention.
- 9 [0019] Figure 2 is a top, plan view of the amplifier module illustrated in Figure
- 10 1, in part section, and taken along line 2-2.
- 11 [0020] Figure 3 is a bottom view of the amplifier module illustrated in Figure
- 12 1 and taken along line 3-3.
- 13 [0021] Figure 4 is an elevational sectional view through the module illustrated
- 14 in Figure 2 and taken along line 4-4.
- 15 [0022] Figure 5 is an elevational sectional view through the module illustrated
- 16 in Figure 2 and taken along line 5-5.
- 17 [0023] Figure 6 is an elevational sectional view, like Figure 4, of a portion of
- 18 the power module in accordance with another embodiment of the present
- 19 invention along with a flowchart method of making the module in accordance
- 20 with an exemplary embodiment.
- 21 [0024] Figure 7 is an elevational sectional view, like Figure 4, of the power
- 22 module in accordance with another embodiment of the present invention.

23 DETAILED DESCRIPTION OF THE INVENTION

- 24 [0025] Illustrated in Figure 1 is an exemplary cellular phone 12 configured for
- 25 transmitting and receiving radio frequency (RF) signals in an exemplary
- 26 embodiment of the present invention. The phone includes a miniature RF power



- 1 amplifier module 14 suitably electrically mounted to a larger printed circuit (PC)
- 2 main board 16 at a suitable location within the housing of the phone. The
- 3 module itself has a miniature size of a few millimeters and is shown in enlarged
- 4 isometric view and in schematic view in flowchart form with the cellphone in
- 5 which it is integrated.
- 6 [0026] Figure 1 illustrates schematically the functional operation of the
- 7 module, and Figure 2 illustrates exemplary components thereof. Figure 3
- 8 illustrates the bottom side of the module illustrated in Figure 2, and Figure 4
- 9 illustrates a representative elevational sectional view through the module.
- 10 [0027] As shown in Figures 2 and 4, the module includes a plurality of PC
- 11 boards identified by the prefix 18 suitably laminated atop a bottom conductor
- 12 plate 20 formed of a suitable electrical conductor, such as copper for example.
- 13 The bottom plate is illustrated in more detail in Figure 3 and preferably matches
- 14 the rectangular configuration of the multiple PC boards 18 in a vertically stacked
- 15 configuration.
- 16 [0028] A cavity or well 22 extends downwardly through the PC boards as
- 17 illustrated in Figures 2 and 4 and includes an RF integrated circuit (IC)
- 18 semiconductor amplifier chip or die 24.
- 19 [0029] The chip may have any conventional form for suitably amplifying RF
- 20 signals in a corresponding frequency band of about 900 MHZ or 1800 MHZ, as
- 21 desired. In the preferred embodiment, the chip includes Gallium Arsenide
- 22 Heterojunction Bipolar Transistors (GaAs HBT). However, other semiconductor
- 23 materials may also be used. As shown in Figure 4, the chip preferably includes
- 24 a metalized base 26. The metalized base provides a heat sink over the entire
- 25 bottom surface of the chip, as well as an electrical ground therefor.
- 26 [0030] The well 22 extends from the top of the boards to the bottom plate,
- 27 and the chip 24 is mounted at the bottom of the well directly atop the bottom
- 28 plate without any dielectric material therebetween. The metalized base 26 is
- 29 electrically bonded directly atop the plate, by soldering for example.

l=L

1 [0031] In this way, the bottom plate 20 provides a relatively large heat sink 2 directly attached to the metalized base of the chip for efficiently dissipating heat

3 therefrom during operation. The bottom plate 20 is preferably substantially larger

4 in surface area than that of the metalized chip base for dissipating the chip heat

5 over a larger surface area. The bottom plate also provides a common electrical

6 ground, for DC, AC, and RF, with the shortest vertical paths or distances

7 between the chip and the bottom plate, as well as between the PC boards and

8 bottom plate.

9

10

11

12

13

14

15

16

17

24

25

26

27

28

29

[0032] As shown in Figures 2 and 4 the chip 24 also includes top terminals or bonding pads 28 which provide various input and output connections to the internal components of the chip. The top terminals are electrically joined to one or more of the boards in the printed circuits therewith. And, the metalized base 26 provides a corresponding electrical ground for the chip which is directly bonded to the top of the bottom plate 20. Soldering is a preferred bond for providing electrical continuity between the chip base and the bottom plate, and for its high heat transfer capability for dissipating heat into the bottom plate through direct heat conduction.

18 [0033] A particular advantage of the multilayer PC boards illustrated in Figure 19 4 is the introduction of three dimensional (3D) printed circuits as opposed to the 20 conventional two dimensional (2D) printed circuits associated with typical PC 21 boards. The amplifier chip 24 is directly bonded to the bottom metal plate 20, 22 and the PC boards 18 rise vertically therearound for providing respective portions 23 of the required printed circuits associated with operating the amplifier chip.

[0034] Figure 1 illustrates schematically the multilayer PC boards 18 which include, in accordance with another feature of the present invention, corresponding input and output RF impedance matching circuits 30,32 that are electrically joined to the terminals of the amplifier chip. The impedance matching circuits 30,32 may have any conventional form, but are integrated in accordance with a preferred embodiment of the present invention with the common module

1 14 in which the amplifier chip itself is mounted.

2 [0035] The module, including the chip and matching circuits, becomes a

3 unitary or common component which may be conveniently marketed and

4 assembled in any RF transmission device, with correspondingly simplified

5 assembly, compact 3D size, and enhanced RF amplification performance.

6 [0036] As shown in Figure 4, the boards are a laminated assembly including

7 a topmost or top PC board 18a that provides ingress or access to the well 22 for

8 mounting the chip therein. One or more intermediate PC boards 18b are

9 laminated directly below the top board and atop the bottom plate 20.

10 [0037] Since the top board 18a has an exposed top surface, off-chip electronic

11 components 34 may be joined to the printed circuits exposed atop the top board

12 for use in the input and output impedance matching circuits 30,32 illustrated in

13 Figure 1.

14 [0038] As indicated above, impedance matching circuits, as well as all circuits

15 associated with operation of the RF amplifier chip 24 are conventional in

16 configuration, but are arranged in a new 3D and compact configuration in

17 accordance with the preferred embodiments of the present invention. The

18 impedance matching circuits include conventional capacitors, resistors, and

19 inductors, in associated transmission lines, cooperating with the RF input and

20 output signals of the amplifier chip. Input impedance matching is conventionally

21 used for optimizing input return loss from the chip, and the output impedance

22 matching circuit is used for optimizing load impedance.

23 [0039] The various off-chip components 34 are mounted to the exposed

24 surface of the top PC board 18a in any suitable configuration as illustrated in

25 Figures 2 and 4 for minimizing the overall size of the module. The off-chip

26 components 34 are identified by the reference letter C in Figure 2 and are

27 interconnected with each other through the printed circuits in the functional

28 arrangement illustrated in Figure 1 for effecting input and output impedance

29 matching cooperating with RF amplification of the chip 24.

15

16

17

18

19

20

21

22

23

24

25

26

1 [0040] Each of the PC boards 18 illustrated in Figure 4 may have any conventional form and preferably includes a dielectric substrate or layer 36 and an integral metal layer 38. The laminated boards are each sized in a relatively small area for collectively providing, when stacked or laminated together, all required printed circuits in the several metal layers 38 for operating the chip 24, including the input and output impedance matching circuits therefor.

7 [0041] The fabrication of PC boards is conventional and typically includes electroplating of a conducting metal atop a dielectric substrate, with the desired printed circuits being patterned thereon by photolithographic procedures. Some of the plated metal is then conventionally etched away for creating the electrically conducting printed circuit patterns on the substrate separated from each other by the dielectric of the supporting substrate.

[0042] Figure 2 illustrates in plan view, and Figure 4 illustrates in section view,

[0042] Figure 2 illustrates in plan view, and Figure 4 illustrates in section view, portions of the patterned printed circuits interconnecting the various electronic components 34. In the exemplary cross section illustrated in Figure 4, some of the metal layers 38 include independent grounding portions, which are not part of the main amplification and impedance matching printed circuits, for providing RF grounding and electromagnetic interference (EMI) shielding for the multiple layers of the module.

[0043] These grounding and shielding portions are distributed between the printed circuits in any available area therebetween, and are electrically joined to the bottom plate for grounding therewith. Although it is known to use metal for EMI shielding, the exemplary embodiment illustrated in Figure 4 utilizes available portions of the metal layers 38 in the stacked boards for providing RF grounding and EMI shielding above and to the sides of the chip 24, as well as using the bottom metal plate 20 for RF grounding and EMI shielding for the chip.

[0044] Figure 5 illustrates another exemplary cross section through the module
 illustrated in Figure 5 in which the printed circuits are vertically interconnected
 between the various metal layers 38 of the multiple PC boards by electrically

1 conductive electrodes or terminals 40 extending vertically or transversely through

2 the various substrates either internally therethrough or at the perimeter thereof

3 as desired. These terminals may be formed by providing vertical holes or side

4 notches in the substrates which are suitably lined with metal during the initial

5 fabrication process.

6 [0045] When the multiple boards are laminated together, the terminals will

7 align with corresponding portions of the metal layers in the desired printed

8 circuits for providing electrical continuity therebetween. The adjoining metal

9 layers of the different boards may be suitably electrically bonded together by

10 solder for example.

11 [0046] In this way, metal layers are provided on both sides of each substrate

12 illustrated in Figures 4 and 5 to define respective portions of the printed circuits

in 3D layers, as well as providing adjacent metal portions not forming part of the

14 printed circuits. The grounding portions of the metal layers provide effective RF

15 grounding and EMI shielding of the module which cooperates with the shielding

16 provided by the metal bottom plate 20. The grounding portions of the metal

17 layers are preferably electrically joined to the ground bottom plate 20 by

18 dedicated vertical terminals therefor.

19 [0047] As indicated above, the chip metalized base 26 illustrated in Figure 4

20 is preferably an integral electrical ground for the integrated circuits of the chip

21 24 itself. The bottom plate 20 of the module is preferably an electrical ground

22 for the printed circuits defined by the various PC boards and is electrically

23 interconnected to both the printed circuits and the chip base.

24 [0048] In this way, the distance for grounding of the IC chip 24 is minimized

in view of the direct soldered joint between the base 26 and the bottom plate 20.

26 And, the vertical terminals 40 minimize the distance of the grounding paths from

27 the multiple layers of the printed circuits to the module grounding plate 20. The

28 difference in electrical potential of the IC ground and the printed circuit ground

29 is therefore minimized for improving performance of the RF amplification.

1 [0049] The PC boards illustrated in Figure 4 preferably further include a bottom

2 PC board 18c laminated between the intermediate board 18b and the bottom

3 plate 20. The bottom board 18c projects laterally into the well 22 to define a

4 ledge 42 which surrounds the chip 24 as illustrated in more particularity in Figure

5 2. The top terminals 28 atop the chip 24 are in the preferred form of bonding

6 pads, and respective portions of the printed circuit defined by the exposed metal

7 layers 38 of the bottom board are also in the preferred form of bonding pads.

8 [0050] The IC chip 24 may therefore be conveniently electrically

9 interconnected to the bottom PC board at the bottom of the well by using

10 respective electrically conducting wires 44 suitably bonded between the chip top

terminals 28 and the exposed bonding pads on the ledge 42. A particular

12 advantage of this configuration is that the individual wires 44 may have a

13 suitable length, diameter, and material property for effecting a predetermined

14 electrical inductance for use in the printed circuits. As indicated above,

15 inductance is one value of the input and output impedance matching circuits

16 which may be conveniently introduced by connecting the chip terminals to the

17 adjoining printed circuits using the specifically configured wires 44.

18 [0051] In the preferred embodiment illustrated in Figures 4 and 5, the PC

19 boards consist of solely the three boards 18a,b,c collectively defining the well

20 22 in a suitable portion thereof. Each of the boards then defines a respective

21 portion of the required printed circuits in three dimensions for operating the IC

22 chip 24.

23 [0052] As shown in Figure 2, the well 22 includes a single IC chip 24

24 configured for a single band RF operation at about 900 MHZ, for example. The

25 single band chip is the upper chip illustrated in Figure 2 which corresponds with

26 the upper RF amplification circuit illustrated in Figure 1.

27 [0053] The perimeter of the bottom plate 20 illustrated in Figure 3 preferably

28 includes five bonding terminals 1-5 electrically insulated from the metal portion

29 of the bottom plate 20. The terminals 1-5 preferably extend vertically along the

j=L

l=1

-11-

1 sides of the PC boards in corresponding notches therein for joining the printed

2 circuits in the top PC board 18a as illustrated in Figure 2. Terminal 1 is used for

3 the RF input signal, and terminal 2 is used for the RF output signal. Terminals

4 3, 4, and 5 are used for power and gain control of the amplifier chip and the

5 voltage supply thereto.

6 [0054] In this way, the RF amplifier module 14 may be configured in one

7 embodiment for single band RF amplification with a minimum of the five input

8 and output terminals 1-5 for inputting and outputting the RF signals through the

9 amplification chip contained therein, with input and output impedance matching

10 for the external circuits contained in the main PC board 16 illustrated in Figure

11 1.

12 [0055] The IC chip 24 in typical commercially available form has substantially

13 more than five terminals since associated impedance matching circuits are

14 required therefor. However, those matching circuits are incorporated into the

15 common module 14 for substantially reducing the number of terminals down to

16 five for integration with the main board 16. And, the introduction of the

17 impedance matching circuits in the RF amplifier module 14 permits the further

18 miniaturization thereof and ease of use in the manufacture of an RF transmission

19 device, such as the cell phone illustrated in Figure 1.

20 [0056] In the exemplary embodiment illustrated in Figures 1 and 2, the well 22

21 is configured for receiving a pair of the RF amplifier chips 24 configured for dual

22 band RF operation. The upper chip 24 illustrated in Figures 1 and 2 is configured

23 for one band of operation such as 900 MHZ, and the lower chip 24 illustrated in

24 the figures may be configured for a different band of operation such as 1800

25 MHZ.

26 [0057] Since the functionality of RF amplification and impedance matching is

27 similar irrespective of the specific frequency band of operation, the two chips are

28 similarly mounted in the common module with corresponding printed circuits and

29 impedance matching in a generally mirror-image symmetry about the horizontal

|= <u>|</u>

XPINIOS

-12-

1 centerline of the module illustrated in Figures 1 and 2. One set of five terminals

2 1-5 is associated with the first chip 24 and its cooperating impedance matching

3 circuits, and a second set of five terminals 6-10 is used for the second chip and

4 its cooperating impedance matching circuits. However, each chip and its

5 cooperating circuits are individually tailored for the specific frequency band, with

6 the first chip having two-stage amplification and the second chip having three-

7 stage amplification, for example.

8 [0058] In the dual band configuration illustrated in Figure 2, the two chips 24

9 are mounted in a common well 22 in a symmetrical configuration. The overall

10 vertical width and horizontal length of the rectangular PC boards is about 7 mm

11 by 8 mm which represents a miniature RF amplification module having the

12 substantial benefits described above for use in the exemplary cell phone

13 application illustrated in Figure 1.

14 [0059] Correspondingly, either half of the module illustrated in Figure 2 may

15 be eliminated in an alternate embodiment in which a single IC chip 24 is mounted

16 in a correspondingly sized well 22 which surrounds the chip on all sides. In such

17 a configuration, the overall width of the module 14 would be about half that of

18 the dual band module, in particular about 4 mm, with substantially the same 7

19 mm length.

20 [0060] Preferably, the metal portion of the bottom plate 20 within the local

21 exclusions for the insulated terminals 1-10, underlies substantially all of the

22 bottom PC board 18c as illustrated in Figures 3 and 4. In this way, maximum

23 area for the heat sink effected by the metal base plate 20 is provided, as well as

24 maximum area for EMI shielding at the bottom of the module.

25 [0061] If desired, additional RF grounding and EMI shielding may be provided

26 by introducing a metal cover or box enclosure 46 as shown in Figures 1, 2, and

27 4 which completely encloses the top board 18a and the well 22 therein. In this

28 way, EMI shielding is effected at the top of the module by the metal cover 46,


29 and at the bottom of the module by the metal base plate 20. As shown in Figure

-1



-13-

- 1 6, the metal cover 46 includes side plates which surround the perimeter of the
- 2 PC boards, which are preferably electrically connected to the bottom plate 20 by
- 3 metal terminals disposed on the sides of the PC boards.
- 4 [0062] In the preferred embodiment illustrated in Figure 6, the laminated PC
- 5 boards 18 are surrounded around their perimeters by metal sidewalls 48 for
- 6 providing additional RF grounding and EMI shielding around the perimeter of the
- 7 module. In this embodiment, the metal cover 46 is electrically joined to the
- 8 metal sidewalls 48 by abutting contact therewith, or may be soldered thereto if
- 9 desired.
- 10 [0063] The metal cover 46, metal sidewalls 48, and metal bottom plate 20 are
- 11 preferably electrically interconnected, and substantially enclose the laminated
- 12 boards 18 and RF chip 24 for RF grounding and EMI shielding.
- 13 [0064] In this way, full perimeter enclosure of the module except for local
- 14 openings at the bottom plate 20 for the input and output terminals 1-10 may be
- 15 provided for enhanced RF grounding and EMI shielding of the RF amplifier
- 16 circuits.
- 17 [0065] In the preferred embodiment illustrated in Figure 6, a metal top plate
- 18 50 is suitably bonded, by soldering for example, to the top board 18a to
- 19 hermetically close the well 22 and chip 24 therein. The laminated PC boards and
- 20 bottom plate hermetically surround the well, with the top plate 50 completing the
- 21 full hermetic enclosure thereof. In this way, the IC chip 24 is protected from the
- 22 environment, as well as being fully EMI shielded on all sides.
- 23 [0066] In this embodiment, the top plate 50 is preferably electrically grounded
- 24 to the bottom plate 20 through the several layers of the PC boards by using
- 25 dedicated portions of the printed circuits thereof. And, the separate metal cover
- 26 46 may be eliminated if desired.
- 27 [0067] In the preferred embodiment illustrated in Figures 2, 4, and 5, the PC
- 28 boards further include a cover PC board 18d which is electrically bonded, by
- 29 soldering for example, to the top board 18a atop the well. Since the well is



2 PC boards, the cover board 18d may be used to reintroduce effective surface

3 area for portions of the printed circuits. In this way, respective portions of the

4 printed circuits may be defined by the small cover board 18d which may partly

5 or fully cover the top of the well.

6 [0068] Like the other PC boards, the cover 18d also includes a dielectric

7 substrate 36 and metal layer 38 defining another portion of the printed circuit.

8 And, that portion of the printed circuit defined by the cover board preferably

9 includes at least one additional electronic component, designated 34a, for use

10 in the impedance matching circuits.

11 [0069] In the preferred embodiment illustrated in Figures 2 and 4, a top printed

12 circuit metal layer 38 is disposed atop the substrate of the cover board and

13 defines an inductor loop 34a. Correspondingly, the cover board preferably also

14 includes a bottom metal layer 38, as well as the top metal layer, with the bottom

15 layer covering the well and RF chip therein.

16 [0070] This configuration has substantial advantages. For example, the cover

17 board has substantial surface area on which a substantially large inductor loop

18 34a may be formed, which loop can sustain substantially higher current than

19 standard Surface Mount Technology (SMT) chip inductors. Since inductance is

20 a major contributor to impedance at radio frequencies, the loop inductor 34a may

21 be used to better advantage in impedance matching.

22 [0071] And, the bottom metal layer 38 on the underside of the cover board

23 may be used for RF grounding and EMI shielding of the chip enclosed within the

24 well. The bottom metal layer may be suitably electrically joined through

25 dedicated portions of the printed circuits for grounding to the bottom plate 20.

26 [0072] Figure 7 illustrates yet another embodiment of the module in which the

27 cover PC board 18d has an inverted configuration to that illustrated in Figure 4.

28 In this embodiment, the metal layer 38 defining a portion of the printed circuit

29 is a bottom layer disposed below the substrate 36. And, one or more additional

l=L

|=L



-15-

1 electronic components 34 may be disposed inside the well 22 at the top thereof

2 suspended below the bottom metal layer of the cover board. In this way, space

3 inside the top of the well may be used for part of the printed circuits associated

4 with operation of the IC chip for further reducing the overall volume of the

5 module.

6 [0073] In this embodiment, the cover board also includes a top metal layer 38

7 disposed atop the substrate thereof for providing additional EMI shielding.

8 Preferably the top layer 38 is electrically joined through dedicated portions of the

9 printed circuits to the bottom grounding plate 20.

10 [0074] The integration of the RF amplifier chip 24 in a common module having

11 multiple layers of PC boards creates a 3D configuration in which the printed

12 circuits are distributed over the area of each board laminate as well as in vertical

13 height in the stacked arrangement. A further reduction in size of this module

14 may therefore be effected, with the integration of the input and output matching

15 circuits and the electronic components required therefor.

16 [0075] Since the printed circuits and corresponding electronic components

17 required for operation of the RF amplifier chip 24 have a limited configuration,

18 the various portions of the printed circuits and components may be distributed

19 throughout the multiple layers of PC boards in any suitable manner for minimizing

20 overall volume of the module while enhancing RF performance thereof.

21 [0076] EMI shielding and RF grounding are integrated into the module by the

22 multiple metal layers of the individual PC boards stacked together. The metal

23 bottom plate provides EMI shielding at the bottom of the module and an effective

24 direct heat sink for the amplifier chip mounted to its top side. The well may be

25 enclosed for providing additional EMI shielding and area for introduction of

26 portions of the printed circuits and electronic components therewith. And, the

27 entire module may be surrounded around its sides and top with additional metal

28 for providing full EMI shielding around all sides thereof.

29 [0077] The RF amplifier module described above in various embodiments may

a Ł



-16-

1 be manufactured using conventional manufacturing processes for PC boards and

2 laminations thereof. Figure 6 illustrates a preferred embodiment.

3 [0078] For example, each of the PC boards 18 is fabricated in a conventional

4 manner with corresponding portions of the required printed circuits thereon as

5 desired for effecting the 3D circuits associated with operation of the IC chip,

6 including the integration of the input and output impedance matching circuits.

7 [0079] The substrates of the PC boards may have any conventional material

8 composition such as fiberglass in an epoxy matrix, or polyimide, or any other

9 suitable material. Suitable metal conducting material is deposited atop the

10 substrates, and photolithographic techniques are used for defining the printed

11 circuit patterns thereon. Metal is selectively removed by etching in a

12 conventional manner to define the resulting printed circuit patterns.

13 [0080] The PC boards may then be suitably adhesively laminated together with

14 the bottom plate 20 into an integral or unitary assembly. When laminated

15 together, the vertical electrodes or terminals providing electrical connection

16 between the several PC boards are aligned and suitably joined together by

17 soldering for example.

18 [0081] The well in the individual PC boards may be preformed in each board,

19 or the well 22 may be machined or drilled through the laminated PC boards to

20 form the surrounding ledge and pocket therebelow in which the IC chip is

21 mounted.

22 [0082] The chip is then soldered to the top of the bottom plate 20 inside the

23 well 22 and electrically connected to the ledge pads. The remaining electrical

24 components 34 are joined to the respective PC boards in an conventional

25 manner. The cover of the well 22 in the various configurations disclosed above

26 is then affixed to the top plate, with the metal cover 46 and sidewalls 48 being

27 assembled for completing the amplifier module.

28 [0083] The amplifier module with its minimum number of exposed terminals

29 may then be conveniently electrically joined to the main PC board of the

the state of the s

I I H mil mil mil i light

- 1 corresponding RF transmission device such as the cell phone illustrated in Figure
- 2 1.
- 3 [0084] While there have been described herein what are considered to be
- 4 preferred and exemplary embodiments of the present invention, other
- 5 modifications of the invention shall be apparent to those skilled in the art from
- 6 the teachings herein, and it is, therefore, desired to be secured in the appended
- 7 claims all such modifications as fall within the true spirit and scope of the
- 8 invention.
- 9 [0085] Accordingly, what is desired to be secured by Letters Patent of the
- 10 United States is the invention as defined and differentiated in the following
- 11 claims in which we claim: